

# DIGITAL DESIGN

PRINCIPLES AND PRACTICES

FIFTH EDITION

WITH

VERILOG

JOHN F. WAKERLY



Pearson

# DIGITAL DESIGN

Principles and Practices



# DIGITAL DESIGN

## Principles and Practices

*Fifth Edition with Verilog*

John F. Wakerly



Pearson

330 Hudson Street, NY NY 10013

*Senior Vice President Courseware Portfolio Management:* Marcia J. Horton  
*Director, Portfolio Management: Engineering, Computer Science & Global Editions:* Julian Partridge  
*Portfolio Manager Assistant:* Michelle Bayman  
*Field Marketing Manager:* Demetrius Hall  
*Product Marketing Manager:* Yvonne Vannatta  
*Marketing Assistant:* Jon Bryant  
*Content Managing Producer, ECS and Math:* Scott Disanno  
*Operations Specialist:* Maura Zaldivar-Garcia  
*Manager, Rights and Permissions:* Ben Ferrini  
*Cover Designer:* Black Horse Designs  
*Cover Art:* “Tuesday Matinee,” by Peter Alan Crowell

Copyright © 2018, 2006, 2000 by Pearson Education, Inc. Hoboken, NJ 07030. All rights reserved. Manufactured in the United States of America. This publication is protected by copyright and permissions should be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise. For information regarding permissions, request forms and the appropriate contacts within the Pearson Education Global Rights & Permissions department, please visit [www.pearsoned.com/permissions/](http://www.pearsoned.com/permissions/).

Many of the designations by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed in initial caps or all caps. The author and publisher of this book have used their best efforts in preparing this book. These efforts include the development, research, and testing of theories and programs to determine their effectiveness.

The author and publisher make no warranty of any kind, expressed or implied, with regard to these programs or the documentation contained in this book. The author and publisher shall not be liable in any event for incidental or consequential damages with, or arising out of, the furnishing, performance, or use of these programs.

Pearson Education Ltd., London  
Pearson Education Singapore, Pte. Ltd  
Pearson Education Canada, Inc.  
Pearson Education Japan  
Pearson Education Australia PTY, Ltd  
Pearson Education North Asia, Ltd., Hong Kong  
Pearson Education de Mexico, S.A. de C.V.  
Pearson Education Malaysia, Pte. Ltd.  
Pearson Education, Inc., Hoboken

#### **Library of Congress Cataloging-in-Publication Data on File**

*For Ralph and Carm, again*

*This page intentionally left blank*

# CONTENTS

Preface xv

## 1 INTRODUCTION 1

- 1.1 About Digital Design 1
- 1.2 Analog versus Digital 3
- 1.3 Analog Signals 7
- 1.4 Digital Logic Signals 7
- 1.5 Logic Circuits and Gates 9
- 1.6 Software Aspects of Digital Design 13
- 1.7 Integrated Circuits 16
- 1.8 Logic Families and CMOS 19
- 1.9 CMOS Logic Circuits 20
- 1.10 Programmable Devices 25
- 1.11 Application-Specific ICs 27
- 1.12 Printed-Circuit Boards 28
- 1.13 Digital-Design Levels 29
- 1.14 The Name of the Game 33
- 1.15 Going Forward 34
- Drill Problems 34

## 2 NUMBER SYSTEMS AND CODES 35

- 2.1 Positional Number Systems 36
- 2.2 Binary, Octal, and Hexadecimal Numbers 37
- 2.3 Binary-Decimal Conversions 39
- 2.4 Addition and Subtraction of Binary Numbers 42
- 2.5 Representation of Negative Numbers 44
  - 2.5.1 Signed-Magnitude Representation
  - 2.5.2 Complement Number Systems
  - 2.5.3 Two's-Complement Representation
  - 2.5.4 Ones'-Complement Representation
  - 2.5.5 Excess Representations
- 2.6 Two's-Complement Addition and Subtraction 48
  - 2.6.1 Addition Rules
  - 2.6.2 A Graphical View
  - 2.6.3 Overflow
  - 2.6.4 Subtraction Rules
  - 2.6.5 Two's-Complement and Unsigned Binary Numbers

2.7	Ones'-Complement Addition and Subtraction	52
2.8	Binary Multiplication	54
2.9	Binary Division	56
2.10	Binary Codes for Decimal Numbers	57
2.11	Gray Code	60
2.12	Character Codes	62
2.13	Codes for Actions, Conditions, and States	64
2.14	n-Cubes and Distance	66
2.15	Codes for Detecting and Correcting Errors	67
	2.15.1 Error-Detecting Codes	
	2.15.2 Error-Correcting and Multiple-Error-Detecting Codes	
	2.15.3 Hamming Codes	2.15.4 CRC Codes
	2.15.5 Two-Dimensional Codes	2.15.6 Checksum Codes
	2.15.7 m-out-of-n Codes	
2.16	Codes for Transmitting and Storing Serial Data	78
	2.16.1 Parallel and Serial Data	2.16.2 Serial Line Codes
	References	82
	Drill Problems	83
	Exercises	85
3	SWITCHING ALGEBRA AND COMBINATIONAL LOGIC	89
3.1	Switching Algebra	91
	3.1.1 Axioms	3.1.2 Single-Variable Theorems
	3.1.3 Two- and Three-Variable Theorems	3.1.4 n-Variable Theorems
	3.1.5 Duality	3.1.6 Standard Representations of Logic Functions
3.2	Combinational-Circuit Analysis	104
3.3	Combinational-Circuit Synthesis	110
	3.3.1 Circuit Descriptions and Designs	3.3.2 Circuit Manipulations
	3.3.3 Combinational-Circuit Minimization	3.3.4 Karnaugh Maps
3.4	Timing Hazards	122
	3.4.1 Static Hazards	3.4.2 Finding Static Hazards Using Maps
	3.4.3 Dynamic Hazards	3.4.4 Designing Hazard-Free Circuits
	References	126
	Drill Problems	128
	Exercises	129
4	DIGITAL DESIGN PRACTICES	133
4.1	Documentation Standards	133
	4.1.1 Block Diagrams	4.1.2 Gate Symbols
	4.1.3 Signal Names and Active Levels	4.1.4 Active Levels for Pins
	4.1.5 Constant Logic Signals	4.1.6 Bubble-to-Bubble Logic Design
	4.1.7 Signal Naming in HDL Models	4.1.8 Drawing Layout
	4.1.9 Buses	4.1.10 Additional Schematic Information
4.2	Circuit Timing	154
	4.2.1 Timing Diagrams	4.2.2 Propagation Delay
	4.2.3 Timing Specifications	4.2.4 Sample Timing Specifications
	4.2.5 Timing Analysis Tools	



4.3	HDL-Based Digital Design	165
4.3.1	<i>HDL History</i>	4.3.2 <i>Why HDLs?</i>
4.3.3	<i>EDA Tool Suites for HDLs</i>	4.3.4 <i>HDL-Based Design Flow</i>
	References	172
	Drill Problems	174
	Exercises	176
5	VERILOG HARDWARE DESCRIPTION LANGUAGE	177
5.1	Verilog Models and Modules	179
5.2	Logic System, Nets, Variables, and Constants	184
5.3	Vectors and Operators	189
5.4	Arrays	193
5.5	Logical Operators and Expressions	194
5.6	Compiler Directives	197
5.7	Structural Models	198
5.8	Dataflow Models	203
5.9	Behavioral Models (Procedural Code)	205
5.9.1	<i>Always Statements and Blocks</i>	5.9.2 <i>Procedural Statements</i>
5.9.3	<i>Inferred Latches</i>	5.9.4 <i>Assignment Statements</i>
5.9.5	<i>begin-end Blocks</i>	5.9.6 <i>if and if-else Statements</i>
5.9.7	<i>case Statements</i>	5.9.8 <i>Looping Statements</i>
5.10	Functions and Tasks	220
5.11	The Time Dimension	224
5.12	Simulation	225
5.13	Test Benches	226
5.14	Verilog Features for Sequential Logic Design	232
5.15	Synthesis	232
	References	233
	Drill Problems	234
	Exercises	235
6	BASIC COMBINATIONAL LOGIC ELEMENTS	237
6.1	Read-Only Memories (ROMs)	240
6.1.1	<i>ROMs and Truth Tables</i>	
6.1.2	<i>Using ROMs for Arbitrary Combinational Logic Functions</i>	
6.1.3	<i>FPGA Lookup Tables (LUTs)</i>	
6.2	Combinational PLDs	246
6.2.1	<i>Programmable Logic Arrays</i>	
6.2.2	<i>Programmable Array Logic Devices</i>	
6.3	Decoding and Selecting	250
6.3.1	<i>A More Mathy Decoder Definition</i>	6.3.2 <i>Binary Decoders</i>
6.3.3	<i>Larger Decoders</i>	6.3.4 <i>Decoders in Verilog</i>
6.3.5	<i>Custom Decoders</i>	6.3.6 <i>Seven-Segment Decoders</i>
6.3.7	<i>Binary Encoders</i>	
6.4	Multiplexing	281
6.4.1	<i>Gate-Level Multiplexer Circuits</i>	6.4.2 <i>Expanding Multiplexers</i>
6.4.3	<i>Multiplexers, Demultiplexers, and Buses</i>	
6.4.4	<i>Multiplexers in Verilog</i>	

	References	294
	Drill Problems	295
	Exercises	296
7	<b>MORE COMBINATIONAL BUILDING BLOCKS</b>	301
7.1	Three-State Devices	302
	7.1.1 Three-State Buffers	7.1.2 Standard MSI Three-State Buffers
	7.1.3 Three-State Outputs in Verilog	7.1.4 Three-State Outputs in FPGAs
7.2	Priority Encoding	312
	7.2.1 Cascading Priority Encoders	7.2.2 Priority Encoders in Verilog
7.3	Exclusive-OR Gates and Parity Functions	320
	7.3.1 Exclusive-OR and Exclusive-NOR Gates	
	7.3.2 Parity Circuits	7.3.3 Parity-Checking Applications
	7.3.4 Exclusive-OR Gates and Parity Circuits in Verilog	
7.4	Comparing	331
	7.4.1 Comparator Structure	7.4.2 Iterative Circuits
	7.4.3 An Iterative Comparator Circuit	7.4.4 Magnitude Comparators
	7.4.5 Comparators in HDLs	7.4.6 Comparators in Verilog
	7.4.7 Comparator Test Benches	
	7.4.8 Comparing Comparator Performance	
7.5	A Random-Logic Example in Verilog	356
	Drill Problems	363
	Exercises	364
8	<b>COMBINATIONAL ARITHMETIC ELEMENTS</b>	371
8.1	Adding and Subtracting	372
	8.1.1 Half Adders and Full Adders	8.1.2 Ripple Adders
	8.1.3 Subtractors	8.1.4 Carry-Lookahead Adders
	8.1.5 Group Ripple Adders	8.1.6 Group-Carry Lookahead
	8.1.7 MSI Arithmetic and Logic Units	8.1.8 Adders in Verilog
	8.1.9 Parallel-Prefix Adders	8.1.10 FPGA CARRY4 Element
8.2	Shifting and Rotating	403
	8.2.1 Barrel Shifters	8.2.2 Barrel Shifters in Verilog
8.3	Multiplying	416
	8.3.1 Combinational Multiplier Structures	8.3.2 Multiplication in Verilog
8.4	Dividing	426
	8.4.1 Basic Unsigned Binary Division Algorithm	
	8.4.2 Division in Verilog	
	References	433
	Drill Problems	433
	Exercises	434
9	<b>STATE MACHINES</b>	439
9.1	State-Machine Basics	440
9.2	State-Machine Structure and Analysis	443
	9.2.1 State-Machine Structure	9.2.2 Output Logic
	9.2.3 State-Machine Timing	
	9.2.4 Analysis of State Machines with D Flip-Flops	