


# DIGITAL DESIGN

Principles and Practices



## DIGITAL DESIGN

Principles and Practices

Fifth Edition with Verilog

John F. Wakerly



Senior Vice President Courseware Portfolio Management: Marcia J. Horton

Director, Portfolio Management: Engineering, Computer Science & Global Editions: Julian Partridge

Portfolio Manager Assistant: Michelle Bayman Field Marketing Manager: Demetrius Hall Product Marketing Manager: Yvonne Vannatta

Marketing Assistant: Jon Bryant

Content Managing Producer, ECS and Math: Scott Disanno

Operations Specialist: Maura Zaldivar-Garcia Manager, Rights and Permissions: Ben Ferrini

Cover Designer: Black Horse Designs

Cover Art: "Tuesday Matinee," by Peter Alan Crowell

Copyright © 2018, 2006, 2000 by Pearson Education, Inc. Hoboken, NJ 07030. All rights reserved. Manufactured in the United States of America. This publication is protected by copyright and permissions should be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise. For information regarding permissions, request forms and the appropriate contacts within the Pearson Education Global Rights & Permissions department, please visit www.pearsoned.com/permissions/.

Many of the designations by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed in initial caps or all caps. The author and publisher of this book have used their best efforts in preparing this book. These efforts include the development, research, and testing of theories and programs to determine their effectiveness.

The author and publisher make no warranty of any kind, expressed or implied, with regard to these programs or the documentation contained in this book. The author and publisher shall not be liable in any event for incidental or consequential damages with, or arising out of, the furnishing, performance, or use of these programs.

Pearson Education Ltd., London

Pearson Education Singapore, Pte. Ltd

Pearson Education Canada, Inc.

Pearson Education Japan

Pearson Education Australia PTY, Ltd

Pearson Education North Asia, Ltd., Hong Kong

Pearson Education de Mexico, S.A. de C.V.

Pearson Education Malaysia, Pte. Ltd.

Pearson Education, Inc., Hoboken


Library of Congress Cataloging-in-Publication Data on File


ISBN-10: 013446009X ISBN-13: 9780134460093



1 16

www.pearsonhighered.com





## **CONTENTS**

INTRODUCTION

About Digital Design 1.2 Analog versus Digital 1.3 Analog Signals

Digital Logic Signals

Integrated Circuits

Logic Circuits and Gates

Software Aspects of Digital Design

16

## Preface xv

1.1

1.4

1.5

1.6

1.7

	1.8	Logic Families and CMOS 19
	1.9	CMOS Logic Circuits 20
	1.10	Programmable Devices 25
	1.11	Application-Specific ICs 27
	1.12	Printed-Circuit Boards 28
	1.13	Digital-Design Levels 29
	1.14	The Name of the Game 33
	1.15	Going Forward 34
	Drill F	Problems 34
2	NUM	IBER SYSTEMS AND CODES 35
	2.1	Positional Number Systems 36
	2.2	Binary, Octal, and Hexadecimal Numbers 37
	2.3	Binary-Decimal Conversions 39
	2.4	Addition and Subtraction of Binary Numbers 42
	2.5	Representation of Negative Numbers 44
		2.5.1 Signed-Magnitude Representation 2.5.2 Complement Number Systems
		2.5.3 Two's-Complement Representation
		2.5.4 Ones'-Complement Representation 2.5.5 Excess Representations
	2.6	Two's-Complement Addition and Subtraction 48
		2.6.1 Addition Rules 2.6.2 A Graphical View 2.6.3 Overflow
		2.6.4 Subtraction Rules 2.6.5 Two's-Complement and Unsigned Binary Numbers

13

3

4

2.7	Ones'-Complement Addition and Subtraction 52
2.8	Binary Multiplication 54
2.9	Binary Division 56
2.10	Binary Codes for Decimal Numbers 57
	Gray Code 60
	Character Codes 62
	Codes for Actions, Conditions, and States 64
	n-Cubes and Distance 66
	Codes for Detecting and Correcting Errors 67
2.10	2.15.1 Error-Detecting Codes
	2.15.1 Error-Detecting Codes  2.15.2 Error-Correcting and Multiple-Error-Detecting Codes
	2.15.3 Hamming Codes 2.15.4 CRC Codes
	2.15.5 Two-Dimensional Codes 2.15.6 Checksum Codes
	2.15.7 m-out-of-n Codes
2 16	Codes for Transmitting and Storing Serial Data 78
2.10	2.16.1 Parallel and Serial Data 2.16.2 Serial Line Codes
Refer	rences 82
	Problems 83
Exerc	cises 85
SWI	TCHING ALGEBRA AND COMBINATIONAL LOGIC 89
3.1	Switching Algebra 91
	3.1.1 Axioms 3.1.2 Single-Variable Theorems
	3.1.3 Two- and Three-Variable Theorems 3.1.4 n-Variable Theorems
	3.1.5 Duality 3.1.6 Standard Representations of Logic Functions
3.2	Combinational-Circuit Analysis 104
3.3	Combinational-Circuit Synthesis 110
	3.3.1 Circuit Descriptions and Designs 3.3.2 Circuit Manipulations
	3.3.3 Combinational-Circuit Minimization 3.3.4 Karnaugh Maps
3.4	Timing Hazards 122
	3.4.1 Static Hazards 3.4.2 Finding Static Hazards Using Maps
	3.4.3 Dynamic Hazards 3.4.4 Designing Hazard-Free Circuits
Refer	rences 126
Drill F	Problems 128
Exerc	cises 129
DIGI	TAL DESIGN PRACTICES 133
4.1	Documentation Standards 133
	4.1.1 Block Diagrams 4.1.2 Gate Symbols
	4.1.3 Signal Names and Active Levels 4.1.4 Active Levels for Pins
	4.1.5 Constant Logic Signals 4.1.6 Bubble-to-Bubble Logic Design
	4.1.7 Signal Naming in HDL Models 4.1.8 Drawing Layout
4.0	4.1.9 Buses 4.1.10 Additional Schematic Information
4.2	Circuit Timing 154
	4.2.1 Timing Diagrams 4.2.2 Propagation Delay
	4.2.3 Timing Specifications 4.2.4 Sample Timing Specifications
	4.2.5 Timing Analysis Tools

1.0	HDL-Based Digital Design 165 4.3.1 HDL History 4.3.2 Why HDLs?
	4.3.3 EDA Tool Suites for HDLs 4.3.4 HDL-Based Design Flow
	rences 172 Problems 174
	cises 176
VER	ILOG HARDWARE DESCRIPTION LANGUAGE 177
5.1	Verilog Models and Modules 179
5.2 5.3	Logic System, Nets, Variables, and Constants 184  Vectors and Operators 189
5.4	Arrays 193
5.5	Logical Operators and Expressions 194
5.6	•
5.7 5.8	Structural Models 198 Dataflow Models 203
5.9	Behavioral Models (Procedural Code) 205
	5.9.1 Always Statements and Blocks 5.9.2 Procedural Statements
	5.9.3 Inferred Latches 5.9.4 Assignment Statements 5.9.5 hopin and Plants 5.9.6 if and if also Statements
	5.9.5 begin-end Blocks 5.9.6 if and if-else Statements 5.9.7 case Statements 5.9.8 Looping Statements
	Functions and Tasks 220
	The Time Dimension 224 Simulation 225
D. 12	Simulation 225
5.13	Test Benches 226 Verilog Features for Sequential Logic Design 232
5.13 5.14 5.15	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232
5.13 5.14 5.15 Refe	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233
5.13 5.14 5.15 Refe Drill	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232
5.13 5.14 5.15 Refe Drill Exer	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234
5.13 5.14 5.15 Refe Drill Exer	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235
5.13 5.14 5.15 Refe Drill Exer	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  IC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables
5.13 5.14 5.15 Refe Drill Exer	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235 FIC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables 6.1.2 Using ROMs for Arbitrary Combinational Logic Functions
5.13 5.14 5.15 Refe Drill Exer	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  IC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables
5.13 5.14 5.15 Refe Drill Exer BAS 6.1	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  IC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables 6.1.2 Using ROMs for Arbitrary Combinational Logic Functions 6.1.3 FPGA Lookup Tables (LUTs) Combinational PLDs 246 6.2.1 Programmable Logic Arrays
5.13 5.14 5.15 Refe Drill Exer BAS 6.1	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  FIC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables 6.1.2 Using ROMs for Arbitrary Combinational Logic Functions 6.1.3 FPGA Lookup Tables (LUTs) Combinational PLDs 246 6.2.1 Programmable Logic Arrays 6.2.2 Programmable Array Logic Devices
5.13 5.14 5.15 Refe Drill Exer BAS 6.1	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  IC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables 6.1.2 Using ROMs for Arbitrary Combinational Logic Functions 6.1.3 FPGA Lookup Tables (LUTs) Combinational PLDs 246 6.2.1 Programmable Logic Arrays
5.13 5.14 5.15 Refe Drill Exer BAS 6.1	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  FIC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables 6.1.2 Using ROMs for Arbitrary Combinational Logic Functions 6.1.3 FPGA Lookup Tables (LUTs) Combinational PLDs 246 6.2.1 Programmable Logic Arrays 6.2.2 Programmable Array Logic Devices Decoding and Selecting 250 6.3.1 A More Mathy Decoder Definition 6.3.2 Binary Decoders 6.3.3 Larger Decoders 6.3.4 Decoders in Verilog
5.13 5.14 5.15 Refe Drill Exer BAS 6.1	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  PIC COMBINATIONAL LOGIC ELEMENTS 237  Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables 6.1.2 Using ROMs for Arbitrary Combinational Logic Functions 6.1.3 FPGA Lookup Tables (LUTs) Combinational PLDs 246 6.2.1 Programmable Logic Arrays 6.2.2 Programmable Array Logic Devices Decoding and Selecting 250 6.3.1 A More Mathy Decoder Definition 6.3.2 Binary Decoders 6.3.3 Larger Decoders 6.3.4 Decoders in Verilog 6.3.5 Custom Decoders 6.3.6 Seven-Segment Decoders
5.13 5.14 5.15 Refe Drill Exer BAS 6.1	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  FIC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables 6.1.2 Using ROMs for Arbitrary Combinational Logic Functions 6.1.3 FPGA Lookup Tables (LUTs) Combinational PLDs 246 6.2.1 Programmable Logic Arrays 6.2.2 Programmable Array Logic Devices Decoding and Selecting 250 6.3.1 A More Mathy Decoder Definition 6.3.2 Binary Decoders 6.3.3 Larger Decoders 6.3.4 Decoders in Verilog
5.13 5.14 5.15 Refe Drill Exer BAS 6.1	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  EIC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables 6.1.2 Using ROMs for Arbitrary Combinational Logic Functions 6.1.3 FPGA Lookup Tables (LUTs) Combinational PLDs 246 6.2.1 Programmable Logic Arrays 6.2.2 Programmable Array Logic Devices Decoding and Selecting 250 6.3.1 A More Mathy Decoder Definition 6.3.2 Binary Decoders 6.3.3 Larger Decoders 6.3.4 Decoders in Verilog 6.3.5 Custom Decoders 6.3.6 Seven-Segment Decoders 6.3.7 Binary Encoders Multiplexing 281 6.4.1 Gate-Level Multiplexer Circuits 6.4.2 Expanding Multiplexers
5.13 5.14 5.15 Refe Drill Exer BAS 6.1	Test Benches 226 Verilog Features for Sequential Logic Design 232 Synthesis 232 rences 233 Problems 234 cises 235  IC COMBINATIONAL LOGIC ELEMENTS 237 Read-Only Memories (ROMs) 240 6.1.1 ROMs and Truth Tables 6.1.2 Using ROMs for Arbitrary Combinational Logic Functions 6.1.3 FPGA Lookup Tables (LUTs) Combinational PLDs 246 6.2.1 Programmable Logic Arrays 6.2.2 Programmable Array Logic Devices Decoding and Selecting 250 6.3.1 A More Mathy Decoder Definition 6.3.2 Binary Decoders 6.3.3 Larger Decoders 6.3.4 Decoders in Verilog 6.3.5 Custom Decoders 6.3.6 Seven-Segment Decoders Multiplexing 281

5

6

References 294 Drill Problems 295 Exercises 296

## MORE COMBINATIONAL BUILDING BLOCKS 7 301

- 7.1 Three-State Devices 302
  - 7.1.1 Three-State Buffers 7.1.2 Standard MSI Three-State Buffers
  - 7.1.3 Three-State Outputs in Verilog 7.1.4 Three-State Outputs in FPGAs
- 7.2 Priority Encoding 312
  - 7.2.1 Cascading Priority Encoders 7.2.2 Priority Encoders in Verilog
- 7.3 Exclusive-OR Gates and Parity Functions 320
  - 7.3.1 Exclusive-OR and Exclusive-NOR Gates
  - 7.3.2 Parity Circuits 7.3.3 Parity-Checking Applications
  - 7.3.4 Exclusive-OR Gates and Parity Circuits in Verilog
- 7.4 Comparing
  - 7.4.2 Iterative Circuits 7.4.1 Comparator Structure
  - 7.4.3 An Iterative Comparator Circuit 7.4.4 Magnitude Comparators
  - 7.4.5 Comparators in HDLs 7.4.6 Comparators in Verilog
  - 7.4.7 Comparator Test Benches
  - 7.4.8 Comparing Comparator Performance
- 7.5 A Random-Logic Example in Verilog

Drill Problems 363

Exercises 364

## COMBINATIONAL ARITHMETIC ELEMENTS 8 371

- Adding and Subtracting 372
  - 8.1.1 Half Adders and Full Adders 8.1.2 Ripple Adders
  - 8.1.3 Subtractors 8.1.4 Carry-Lookahead Adders
  - 8.1.6 Group-Carry Lookahead 8.1.5 Group Ripple Adders
  - 8.1.7 MSI Arithmetic and Logic Units 8.1.8 Adders in Verilog
  - 8.1.10 FPGA CARRY4 Element 8.1.9 Parallel-Prefix Adders
- 8.2 Shifting and Rotating
  - 8.2.1 Barrel Shifters 8.2.2 Barrel Shifters in Verilog
- 8.3 Multiplying
  - 8.3.1 Combinational Multiplier Structures 8.3.2 Multiplication in Verilog
- 8.4 Dividing 426
  - 8.4.1 Basic Unsigned Binary Division Algorithm
  - 8.4.2 Division in Verilog

References 433

Drill Problems 433

Exercises 434

### 9 STATE MACHINES 439

- 9.1 State-Machine Basics 440
- 9.2 State-Machine Structure and Analysis 443
  - 9.2.1 State-Machine Structure 9.2.2 Output Logic
  - 9.2.3 State-Machine Timing
  - 9.2.4 Analysis of State Machines with D Flip-Flops